Abstract-The first part of this two-part paper, published separately, discusses the quantization noise leakage problem caused in cascaded delta-sigma (MASH) analog-to-digital converters (ADC's) by the imperfections of the first-stage analog circuitry. It also proposes adaptive digital techniques based on detecting and minimizing the leakage noise in the output signal. In some cases, this is difficult to accomplish, since the noise is correlated with the input signal, and since the adaptation relies on acquiring the unknown out-of-band noise signal. The second part of the paper, given below, describes a different adaptation strategy. It relies on the injection of a pseudorandom two-level test signal at the input of the first-stage quantizer, where it is added to the quantization noise. The test signal then leaks into the output signal, where it can be detected and used to control the digital noise-cancellation filter. This paper describes the correction process, as well as some efficient structures for implementing it, and demonstrates the effectiveness of the technique by describing three design examples.
We proposed earlier an adaptive on-line digital error correction technique based on injecting a test-signal reference before the first-stage quantizer [9] , [10] . It was shown that low hardware complexity and robust adaptation can be achieved using this technique. An experimental 2-0 MASH CMOS analog-todigital converter (ADC) was also successfully fabricated and tested [11] , [12] . This demonstrated that the 3-bit improvement in signal-to-noise-and-distortion ratio (SNDR) predicted by previous simulations [9] is in fact achievable in IC implementation. By using on-line correction, the effects of temperature variations, changes in process parameters, as well as of aging and drift were eliminated.
In this paper, the basic theory of this approach and the related design considerations will be presented in Section II. In the following section, the design of three adaptive 2-0 MASH ADC's is described to illustrate the application of the principle of adaptive error correction. First, a simple but functional prototype [11] , [12] is described (Section III-A). The next two design examples deal with recently developed improvements to this technique, and with its application in a very fast (sampling frequency 100 MHz, oversampling ratio OSR , signal bandwidth MHz), and high-accuracy (signal-to-noise ratio SNR -bit) ADC implementation [13] . Significant improvements over the earlier results were achieved by using a 1.5-bit quantizer (Section III-B) or a 5-bit one (Section III-C) in the first stage instead of a simple comparator (Section III-A), and also by redesigning the MASH ADC structure by adding a differentiator to the adaptation filter and choosing the adaptation parameters differently. Measurement results are also described (Section III-A). Finally, a summary of the results achieved is given in Section IV.
II. ADAPTIVE CORRECTION USING TEST SIGNAL INJECTION
As shown in Part I [1] , the key analog imperfections of the MASH ADC are the pole and gain errors of the first-stage integrators. Detailed analysis of the effects of these linear errors [10] , [12] indicates that they introduce a parasitic leakage path for the first-stage quantization noise to the output [ Fig. 1(a) ], so that the output voltage in the -domain is given by Assuming small relative errors, the transfer function of this noise leakage can be approximated accurately with a finite Taylor series expansion (2) where the coefficients are functions of the dc op-amp gain and of the relative capacitor errors of the integrators. The filtering effect of the factors depends on the oversampling ratio (OSR). To estimate the order of magnitude of the noise leakage, the first five coefficients were calculated for the 2-0 MASH ADC presented in Fig. 1 (a) [10] , which will be analyzed in more detail in Section III-B, giving (3) The parameters , , , and are defined in Fig. 1(a) . Assuming dB and , the order of magnitude of is and of is to . It can be observed from (3) that the first two terms ( and ) depend only on the finite dc op-amp gain , and that is usually negligibly small. Note that an accurate a priori estimation of is not possible, because of the random nature of the variables and . However, an accurate evaluation is necessary, because of the high sensitivity of the SNR performance to these values. In our approach, we have hence adopted an adaptive estimation of the errors introduced by these analog circuit imperfections [9] . This is explained below.
In the expression (2) for the noise-leakage transfer function , the output errors introduced by the terms decrease rapidly with the order of the term. This shows that the effect of the analog imperfections can be suppressed by incorporating in the structure a simple low-order digital correction path for the quantization error which cancels the leakage signal. This correction can be provided by an adaptive digital finite-impulse response (FIR) filter (Fig. 2) which adds a digital correction term to the output of the MASH [9] . Therefore, the digital correction signal should be a negative estimate of the noise leakage.
Since the main component of in Fig. 1(a) is the negative first-stage quantization noise converted by the second stage, its -transform is given by (4) and hence, the digital correction signal in Fig. 2 is given by (5) where has coefficients forming the vector . Equations (1), (2) , and (5) indicate that can be a negative estimate of the noise leakage if the coefficient vector of the FIR filter is properly chosen. Since the exact values of the analog imperfections are a priori unknown, the parameters of the digital correction filter must be adaptively controlled.
A. Test-Signal Based Adaptation
For adaptively adjusting on-line the coefficient vector , a test signal is entered into the modulator at its least sensitive node, i.e., before the first-stage quantizer, and it is detected and adaptively cancelled in the output signal [ Fig. 2(b) ]. The test signal is a pseudorandom two-level zero-mean white noise, so it is uncorrelated with the input signal and with the quantization noises and . The test signal is added to the quantization noise , and it behaves similarly to the quantization noise. Since the test signal follows the same parasitic leakage path toward the output as the quantization noise , removing the test signal from the output requires the same operation as removing the remainder of the quantization noise from . In other words, the minimization of the test signal in the output is equivalent to the minimization of the noise leakage.
Even though the test signal has statistical properties similar to those of band-limited white noise, it is deterministic and fully known. Therefore, it can be detected in the output by using a correlation process between the output and the digital replica of [ Fig. 2 (b)] which generates an error signal. This error signal is then used to update the coefficient vector by a gradient method such as the block least-mean-square (BLMS) algorithm [14] . For simple hardware implementation, we chose the sign-sign version of the BLMS (SSBLMS) algorithm [10] . The update equation is given by sign sign (6) where is the block size, is the current adaptation step, and is the adaptation coefficient. The -element column vector 
Of course, the same adaptive scheme can be used without a test signal by replacing the test-signal power measurement with the first-stage quantization error measurement [ Fig. 2(a) ]. But the power of cannot be measured with the same accuracy, because is not known, and it is strongly correlated with the input signal . Therefore, an adaptation process using the correlation between and is input-signal dependent, and hence it is more suitable for off-line calibration. However, the test-signal approach described in this paper offers a robust on-line error correction strategy.
Since the test signal is uncorrelated with other components of the output signal , such as , , and , its power can be measured selectively. Simulations show that even if the test-signal power is much lower than the power of other components of the output signal (say, of the full-scale input signal power), its power can still be determined with high accuracy, and hence, the updating of the coefficient vector can be done accurately. Note that the error correction using the test signal takes place on-line, in the background during the actual data conversion, so it can follow any drift introduced, e.g., by aging or temperature changes. Also, the test signal acts as a dither signal for the first stage of the MASH, thus improving its performance [15, Ch. 3] .
A minor drawback of using test-signal injection is a slight loss ( dB) in the dynamic range (DR) due to the earlier overflow of the first-stage quantizer. Finally, note that the proposed testsignal approach is a linear correction method, so it can be used only for correcting linear errors, but not any harmonic distortion introduced by the analog circuits in the analog circuitry [6] .
B. Adaptive Filter Implementation
To update the coefficient vector of , the simple SS-BLMS algorithm was selected, since it can be implemented using digital logic circuitry with finite precision, integrated on the same chip with the MASH modulator. Therefore, highspeed multiplications in the correlator are replaced by summations, and the updating of the coefficients in can be performed by simple additions or subtractions with a constant step size , as illustrated by (6) . These are performed as up-down counting operations in the SSBLMS update, which are easy to implement especially if is chosen to be equal to the step size (1 LSB) of the coefficient vector . Then, every update requires only additions. Since the updating is performed only once after each samples, additions per sample are required [10] . The resulting hardware implementation of the compensation filter is presented in Fig. 2(c) . The estimated die size of this adaptation digital logic is 0.57 mm in a 0.25-m standard CMOS process. It allows high-speed operation [12] .
III. DESIGN EXAMPLES
The adaptive error-correction technique using test-signal injection, described in the previous section, is generally applicable to any cascaded delta-sigma structure. In order to simplify the discussion, the application of this technique to the Leslie-Singh (2-0 MASH) [16] topology is considered in this paper. Three design examples involving 2-0 MASH ADC's with consecutively increasing structural complexity will be presented next.
The 2-0 MASH ADC contains as a first stage a second-order delta-sigma modulator with a -bit quantizer, and as its second stage a multibit pipelined ADC with bits of resolution [ Fig. 1(a) ]. The transfer function of this structure with ideal analog circuits is given by (8) where describes the delay of the two switched-capacitor integrators in the first stage, and the latency of the second stage, assuming single-bit stages in the pipelined ADC. Note that ideally, the first-stage quantization noise is completely cancelled in as expressed in (8), because the digital filter's transfer function matches perfectly the first-stage noise transfer function .
A. 2-0 MASH ADC with 1-bit First-Stage Quantization
In this first design, the simplest 2-0 MASH ADC was considered, which was then successfully fabricated and tested [11] , [12] in order to get a working prototype for the adaptive errorcorrection scheme, and to verify the simulation results [9] . The first-stage modulator was chosen to be a second-order single-bit ( bit) delta-sigma modulator, followed by an external multibit ( bit) pipelined ADC [ Fig. 3(a) ]. The interstage coupling ( , , , and of Fig. 1(a) ) was designed to allow the lowest possible analog hardware complexity, which eliminates the analog subtraction block ( , ). This simple interstage coupling circuit results in a loss of approximately 6 dB in the DR of the modulator compared to the general coupling path presented in Fig. 1(a) . However, this degradation was considered acceptable, because the main purpose of this design was to show the effectiveness of the adaptive noise-leakage compensation rather than producing an ADC optimized for DR.
The second-order first stage incorporating the test-signal path was fabricated in the Orbit 1.2-m double-poly CMOS process [11] . The die photo is shown in Fig. 3(b) . The MASH operated at a -MHz sampling rate and OSR . The second stage was realized by an AD9220 chip. The digital outputs of the two chips were collected by a data-acquisition board and post-processed in a PC. Fig. 3(c) shows the measured output spectra with and without compensation for a sinewave input. The input signal frequency was 1.5 kHz, and the full-scale differential input voltage was 5 V . Using compensation, the SNDR [ Fig. 3(d) ] was improved by 16-18 dB over the linear input signal range, which verified the effectiveness of the compensation.
B. 2-0 MASH ADC with 1.5-bit First-Stage Quantization
Next, an improved 2-0 MASH ADC structure is presented [ Fig. 1(a) ]. There are several structural changes [13] . The multiplier was added to prevent the second stage from overloading. To compensate for this attenuation, the digital output must be scaled up by , which amplifies the quantization noise of the second stage as indicated in (8), and reduces the SNR of the system. In this structure, by adjusting and , an optimal weighting of the input and the output of the first-stage quantizer in the second-stage input signal can be achieved. This results in the largest possible value for and, in turn, the least possible amplification of the quantization noise [15, Sec. 7.3.1] .
The usable input signal range was also increased by a modification in the first stage. Using a tri-level quantizer in the first stage instead of a simple comparator [17] , the usable input signal range was extended by 6 dB [ Fig. 1(d) ]. The linearity of the tri-level feedback DAC is critical, but a highly accurate tri-level DAC was described in [18] which used extra switches and simple circuitry to insure linearity. This tri-level quantizer offers a good tradeoff between SNR performance and circuit complexity, especially if one wants to avoid a multibit mismatch-shaping DAC [15, Sec. 8.3.3] in order to reduce the chip area. The optimized parameters are also shown in Fig. 1(a) .
Since we are aiming for a large-bandwidth and high-resolution ADC, a high sampling frequency ( MHz) was chosen combined with a low oversampling ratio (OSR ). For the second stage, a 10-bit pipelined ADC was chosen. Because the coefficient , a delayed version of the analog input signal is introduced into the second-stage input . Therefore, the nonlinearities of the second stage may affect the linearity of the overall system. However, the harmonics of introduced by the pipelined ADC are attenuated by , e.g., by 18 dB for OSR , so a 13-bit linear performance is still easily achievable. Note that the linearity requirement for the second stage can be relaxed if is chosen, and hence [ Fig. 1(a) ]. Therefore, the nonlinearity of the pipelined ADC will not introduce harmonic distortion of the input signal , but only a colored pseudorandom error [19] . However, changes the probability density function of , which causes an approximately 6-dB drop in the SNR compared to when . In conclusion, one should be aware of the versus SNR tradeoff described above. With an input sampling capacitor pF, the noise floor can be lowered to dB (15 bits). The resulting performance, assuming ideal analog circuitry, is presented in Fig. 1(d) ; a peak SNR of 86 dB was obtained for the optimized 2-0 MASH structure presented in Fig. 1(a) . Due to the analog circuit imperfections, the SNR performance drops by more than 25 dB [ Fig. 1(d) ]. However, as shown next, using the adaptive error correction method the effects of the analog circuit imperfections can be effectively reduced, and a 13-bit 6-MHz bandwidth ADC becomes realizable.
1) Improved Error Cancellation:
For the improved ADC, the properties of the noise leakage were studied in detail in order to determine the influence of the analog circuit imperfections on the performance of the cascaded ADC, and to build an effective compensator. Our study indicated that a modification of the previously used adaptive FIR filter [11] can improve the performance.
First, (3) shows that is negligible compared to the other terms. Therefore, (2) becomes (9) and the input of can be provided by , a differentiated version of , as shown in Fig. 1(b) . Hence, the effective order of the adaptive noise-leakage correction block (i.e., with input and output ) has increased by 1. This simple operation does not even need additional hardware, because the differentiator can be provided by the first block of . Furthermore, adding a differentiator at the front of reduced the fluctuation of , which reduced the sample-by-sample ripple of the adaptation noise significantly, by 6 dB. Also, by choosing suitable parameters for the adaptation process (i.e., a block size of and resolution of bits for the coefficient vector of ), the ripple of the adaptation noise was further reduced to the very comfortable value of 1 dB [13] .
The evolution in time of the improved adaptive noise-leakage compensation process is presented in Fig. 1(c) for an inband sinewave input signal. The coefficients of the fifth-order FIR filter were updated by the SSBLMS algorithm according to (6) . After about 6000 adaptation steps, the adaptive process converged. The corrected SNR is close to its ideal value [ Fig. 1(d) ]. After convergence, the coefficient vector still fluctuates slightly around its steady-state value, due to the inherent error of the SSBLMS update (i.e., the correlation process given in (6) is performed over a finite block length , which leads to nonzero error terms in the gradient estimate; the resulting ripple of this fluctuation is approximately 0.0002, and is not visible on Fig. 1(c) .) However, this fluctuation in causes about a 1-dB adaptation noise in the corrected SNR [ Fig. 1(c) and (d)] . Clearly, the performance of the compensated practical circuit approaches closely that of the ideal MASH ADC.
The adaptive correction process was verified by extensive simulations for various input signals with different inband frequencies and amplitudes. Fig. 1(e) shows the adaptation process for two-tone, one-tone, and zero input signals. The numbers of iterations required for convergence were different, but the converter behaved similarly in the steady state, maintaining its performance near that of the ideal MASH ADC.
2) Circuit-Level Design: To verify the performance of the improved adaptive 2-0 MASH ADC, a new chip is being designed in a 0.25-m 3.3-V digital CMOS process. The circuit implementation offers some special challenges due to the targeted high-speed operation. In the first stage, all blocks are to be operated with a clock frequency
MHz. An existing 10-bit pipelined ADC core is used for the second stage. This ADC needs to be clocked at only 50 MHz, if the technique suggested in [20] is used.
C. 2-0 MASH ADC with 5-bit First-Stage Quantization
Finally, to improve further the accuracy of the 2-0 MASH ADC, while preserving its bandwidth, a multibit quantizer can be used in the second-order delta-sigma ADC [5] , [21] . However, the linearity of the multibit DAC in the feedback path is critical, so it needs to be improved by using mismatch shaping [15, Sec. 8.3.3] , which requires a large chip area and/or an analog calibration method [22] , which provides a high linearity (18 bits) even for low oversampling ratios.
For a multibit first stage, the reduced quantization noise allows the scaling of the input of the second stage by using and . This will reduce the power of , and hence improve the SNR performance of the MASH, as expressed by (8) . In addition, the multibit first stage leads to decreased sensitivity to analog circuit imperfections [5] , because the noise leakage is proportional to the power of , as indicated in (1) . However, the mismatch between and is still critical, especially when high sampling rates (e.g.
MHz) allow only modest dc op-amp gains ( dB). Therefore, our adaptive on-line error correction technique is needed to cancel the negative effect of analog imperfections even for a multibit first stage.
An adaptively corrected 2-0 MASH architecture, similar to the one presented in Fig. 1(a) , but with a multibit first stage ( bit) and slightly different coefficients [23] , was investigated at the behavioral level [ Fig. 4(a)] . Extensive system-level simulation results (with ideal quantizers and DAC) indicated that by using a 5-bit quantizer in the first stage, and a lowered oversampling ratio of OSR , it may achieve 16-bit accuracy with a 12-MHz signal bandwidth [ Fig. 4(b) ].
IV. CONCLUSION
In this part of the two-part paper, an adaptive correction technique based on the injection of a pseudorandom test signal was described for cascaded delta-sigma ADC's. It promises to be more robust and sensitive than earlier algorithms. The main results reported were the following.
1) An efficient approximating analysis was given for the estimation of the quantization noise leakage [(1)- (3)]. 2) A digital structure, utilizing the correlation of the output signal with the test signal, was described for providing a compensation path in the noise canceling logic (Fig. 2) . 3) A simple adaptive process, based on the sign-sign block LMS algorithm, was introduced for the control of the compensation path [(6) and (7)]. 4) Three design examples were described to illustrate the use and effectiveness of the proposed correction techniques. The first (and simplest) of the corrected systems was implemented on a chip, and it successfully demonstrated the ability of the adaptive process to achieve nearly ideal SNDR performance even for low-accuracy analog circuits. The other two structures were improved versions of the first one, and simulations indicated that they can provide very fast and accurate ADC performance, surpassing the present state of the art for ADC's. 
